Large-Scale Graph Processing on FPGAs with Caches for Thousands of Simultaneous Misses

Mikhail Asiatici  
Ecole Polytechnique Fédérale de Lausanne (EPFL)  
School of Computer and Communication Sciences  
CH–1015 Lausanne, Switzerland  
mikhail.asiatici@epfl.ch

Paolo Ienne  
Ecole Polytechnique Fédérale de Lausanne (EPFL)  
School of Computer and Communication Sciences  
CH–1015 Lausanne, Switzerland  
paolo.ienne@epfl.ch

Abstract—Efficient large-scale graph processing is crucial to many disciplines. Yet, while graph algorithms naturally expose massive parallelism opportunities, their performance is limited by the memory system because of irregular memory accesses. State-of-the-art FPGA graph processors, such as ForeGraph and FabGraph, address the memory issues by using scratchpads and regularly streaming edges from DRAM, but then they end up wasting bandwidth on unneeded data. Yet, where classic caches and scratchpads fail to deliver, FPGAs make powerful unorthodox solutions possible. In this paper, we resort to extreme nonblocking caches that handle tens of thousands of outstanding read misses. They significantly increase the ability of memory systems to coalesce multiple accelerator accesses into fewer DRAM memory requests; essentially, when latency is not the primary concern, they bring the advantages expected from a very large cache at a fraction of the cost. We prove our point with an adaptable graph accelerator running on Amazon AWS F1; our implementation takes into account all practical aspects of such a design, including the challenges involved when working with modern multide FPGAs. Running classic algorithms (PageRank, SCC, and SSSP) on large graphs, we achieve $3 \times$ geometric mean speedup compared to state-of-the-art FPGA accelerators, 1.1–5.8× higher bandwidth efficiency and 3.0–15.3× better power efficiency than multicore CPUs, and we support much larger graphs than the state-of-the-art on GPUs.

Index Terms—graph, MOMS, nonblocking cache, DRAM, FPGA

I. INTRODUCTION

Graphs are the most effective data representation in a wealth of domains, including social networks [31], [42], drug discovery, [48], genomics [8], and robot navigation [7]; this makes the efficient processing of large graphs crucial in many disciplines.

While graph problems are usually embarrassingly parallel, the performance of graph algorithms on traditional platforms is in practice limited by the bandwidth of the memory system as either the edge or the node set are typically accessed irregularly [17], [18]. GPUs are also a poor fit for algorithms with irregular control flow and memory access patterns, and require some heavy preprocessing of the graph to achieve good performance [28], [50]. This is problematic on dynamic graphs or in the common scenario where graphs are generated by another application and are used no more than a few times [37]. ASICs provide excellent performance by customizing processing pipelines and the memory system to the access patterns typical of graph processing [24], [52]. However, their fabrication requires months and involves large NRE costs, especially if they are to be implemented on the advanced technology nodes used to evaluate their performance in simulation. While FPGAs cannot reach the performance of ASICs, they are now available in data centers [2], [41], [51]. Today, anyone can deploy immediately and for less than a dollar per hour an FPGA graph accelerator, even tightly integrated in a more complex pipeline directly in the cloud.

The accessibility and cost of FPGAs is now comparable to that of GPUs, while retaining the hardware flexibility of ASICs. This makes them an attractive platform to accelerate algorithms with divergent control and irregular memory accesses.

A. The Challenge of Irregular Accesses

While both vertex- [36] and edge-centric [43] approaches have been proposed on FPGA, the latter choice appears to be more common among recent solutions targeting large-scale graphs [15], [44]. Considering that the edge set is usually larger than the node set, streaming the edges indeed limits the range of the irregular memory accesses to the smallest one of those sets. And, if the entire node set fits in on-chip memory, random accesses to external memory are entirely eliminated. When this is not the case, sorting the edges by source and destination node turns node accesses to sequential; this, however, makes preprocessing more expensive and super linear in the number of edges. Since accesses are generally too irregular to make traditional caches effective (Fig. 1a), state-of-the-art FPGA accelerators for graph processing [15], [44] mitigate the problem by partitioning the node set in tiles (intervals) and accessing the node set in a tiled fashion (Fig. 1b). This only requires edges to be partitioned by source and destination interval, which has lower complexity than sorting. However, transferring nodes at the granularity of tiles may cause unnecessary data transfers as not all nodes are always accessed in every iteration (as suggested in Fig. 1b). In addition, the number of tile transfers between on- and off-chip memory is quadratic in the number of nodes, leading to even more redundant data transfers. As a result, node transfers dominate the total execution time if the node set is much larger than the amount of on-chip memory.
PEK-1

PE0

(MOMS) [6] increases read bandwidth of memory-level parallelism higher bandwidth- and 3.0–15.3 M speedup compared to the state-of-the-art solutions on geometric mean speedup on PageRank compared to XTENDING Processing

... elements

... T raditional

... cache

... External

... memory

... External

... memory

... Processing
elements

... Scratchpad

... Ideal system

... External

... memory

Fig. 1. Performance of memory systems when accesses are irregular. Cache lines belonging to the same tile when using scratchpads are identified by different shades of the same color. Traditional caches (a) are effective only when the reuse distance is short enough, which is rarely the case with large-scale graph workloads. Staticallly-managed scratchpads (b) need strictly ordered accesses and transfer efficiently tiles of data; thus, they guarantee that all accesses are hits, but usually also transfer data that are never used. An ideal, infinite cache (c) would request only useful cache lines and exactly once. Miss-optimized memory systems push caches in this direction for a reasonable area cost.

B. Optimizing Miss Handling, Not Maximizing Hits

We have shown in our previous work that a miss-optimized memory system (MOMS) [6] increases read bandwidth of DRAMs when accesses are irregular and applications are latency insensitive. MOMSes are based on the same insights behind nonblocking caches—that is, minimizing stalls and reusing each memory response to serve as many pending misses as possible. By scaling up the maximum number of outstanding misses from tens to tens of thousands, MOMSes maximize the opportunities for data reuse, bringing them closer to the ideal cache system (Fig. 1c) without needing unrealistically large cache arrays. The key insight is that, from a throughput perspective, secondary misses (or MSHR hits) are equivalent to cache hits in that both can be served without stalls nor extra memory requests, while requiring less on-chip memory. This makes MOMSes more area-efficient than traditional caches on latency-insensitive applications with irregular memory access patterns that expose thousands of outstanding reads. Last but not least, we have shown that such highly associative structures can be implemented effectively on FPGAs and our design is available open-source [4].

C. A Multi-Die FPGA Graph Accelerator

The main intuition of this paper is to use a MOMS to support the irregular read accesses typical of graph processing. Our insight is that the common skewed edge distribution results in many opportunities for request merging as some nodes are requested orders of magnitude more often than others; however, low-degree nodes are still common enough for traditional caches to stall too frequently and hurt throughput, whereas MOMSes tolerate a large number of misses much better. And, by taking advantage of the dynamic, fine-grained operation of MOMSes, we avoid the redundant data transfers typical of tiling. Because the MOMS only handles reads, we still buffer destination nodes in on-chip memory; however, the number of statically scheduled node transfers is now linear in the number of intervals rather than quadratic. This reduces the node transfer overhead for large graphs and, at the same time, lowers the amount of on-chip memory required without increasing the complexity of preprocessing beyond the linear cost of edge partitioning.

Our graph accelerator is adaptable to wide classes of graph algorithms. It is based on multiple out-of-order processing elements (PEs) each handling thousands of hardware threads—one per edge—in a simultaneous multithreading fashion to mask the latency of memory and MOMS. The system has been designed with modern multidie FPGAs in mind, as these pose extra design challenges which are essential to address. Such challenges also imposed modifications to the MOMS design, which has also been extended to implement private and two-level architectures that scale better on large FPGAs. Our graph accelerator with improved MOMS has been evaluated on the Xilinx UltraScale+ FPGAs available on the Amazon AWS f1 instances. This sets us apart from prior FPGA solutions which have been tested only in simulation [15], [44] and whose performance is unclear once connected to shells or to DRAM controllers physically constrained to separate dies. We achieved a 3.0× speedup compared to the state-of-the-art solutions on FPGA (FabGraph), 1.1–5.8× higher bandwidth- and 3.0–15.3× power-efficiency than those on CPUs (Ligra and GraphMat), and 4.7× geometric mean speedup on PageRank compared to GPUs (Gunnrock).

II. EXTENDING MISS-OPTIMIZED MEMORY SYSTEMS

Caches are known for being ineffective for graph processing. For example, the hit rate of L2 caches in a CPU during graph traversal is only 10% [9]. Nonblocking caches mitigate the impact of misses on throughput by temporarily storing both miss addresses and request IDs into miss status holding registers (MSHRs) instead of stalling until the data returns, increasing the number of concurrent memory operations and achieving higher memory-level parallelism. Misses are grouped by cache line: this way, each cache line is requested only once and, once its data returns, it will be used to serve all of its pending misses [20]. Therefore, MSHRs are implemented as a content-addressable memory, looked up (i) on every miss to determine whether the respective cache line has been already requested, and (ii) whenever a cache line returns from main memory, to identify its pending misses to serve. However, the number of MSHRs, and thus the maximum number of outstanding misses,
is usually very limited: for example, Intel Sandy Bridge and Haswell can only support up to ten outstanding L1 misses [25]. While it has been shown that, on realistic processors, there is little benefit in pushing memory-level parallelism beyond this limit [35], [49], throughput-oriented accelerators that can easily emit thousands of outstanding reads may instead benefit from dramatically increasing the number of MSHRs [6].

The miss-optimized memory system, or MOMS, that we use in this paper is an extreme version of a multibanked nonblocking cache that supports tens of thousands of outstanding misses by storing MSHRs into ordinary RAM (abundant in FPGAs) and by using cuckoo hashing instead of fully associative lookup [6]. This significantly increases memory-level parallelism: the latency and the contention on the memory system is leveraged to maximize the reuse opportunities of in-flight cache lines without necessarily depending on their longer-term storage in the expensive data array of the cache. As a result, MOMSes introduce new points in the design space of nonblocking caches; FPGAs make it possible to explore and implement them easily. Many such points are Pareto-optimal and ideally suited for throughput-oriented accelerators.

Our prior work only considered MOMSes that are shared among multiple accelerators, as shown in Fig. 2. However, we found that MOMS bank conflicts were never considered and, in fact, severely limit throughput, especially on large systems. To tackle this bottleneck, we propose private and two-level MOMSes and we show in Section V that they generally outperform shared MOMSes. While MOMSes have been originally proposed to reduce the DRAM traffic, in a two-level MOMS we use private MOMSes to reduce traffic to the shared MOMS, which in turn reduces contention and improves throughput. In addition, while we previously designed and evaluated MOMSes only on a mid-range, single-die FPGA connected to a single DDR3 controller, in Section IV we describe the techniques we introduced to efficiently scale it up on a large, multidi FPGA connected to four DDR4 channels.

### III. Graph Processing Model

A graph $G$ consists of a node set $V$ and an edge set $E$ of sizes $N$ and $M$ respectively. We consider $G$ to be a directed graph; undirected graphs can be easily handled by duplicating each edge. We consider graph algorithms that associate a value to every node and iteratively update them for a fixed number of iterations or until convergence.

#### A. Graph Partitioning

As described more in detail in Section III-B, we adopt an edge-centric model which iterates over the entire edge set and, in principle, may access both source and destination nodes in an arbitrary order. Interval-based partitioning is a common lightweight ($O(M)$) preprocessing technique that provides an arbitrary degree of locality to the accesses to the node set [32], [43]. Nodes are partitioned in $Q$ disjoint intervals and edges into $Q^2$ shards, where shard $E_{s,d}$ contains all the edges that have source and destination node in intervals $S_i$ and $D_j$ respectively. Shards can then be streamed while the respective source and destination intervals are both in on-chip memory, providing high performance irrespective of the access pattern.

Because we use a MOMS to avoid buffering source nodes in on-chip memory, we could, in principle, partition edges in $Q$ shards based on the destination interval alone. However, we keep the source node partitioning for two reasons: (1) to avoid processing edges whose source interval does not contain any node that has been updated in the previous iteration and (2) to apply the edge compression mechanism introduced by ForeGraph [15] and described in Section III-C. Therefore, as shown in Fig. 3, we partition edges into $Q_s \times Q_d$ shards based on $Q_s$ source and $Q_d$ destination node intervals; such intervals can now have different sizes $N_s$ and $N_d$ since they serve different purposes.
B. Programming Model

Template 1 presents the programming model implemented by our accelerator. It represents an execution framework that can be configured to implement a variety of graph algorithms by customizing the functions \textit{init()}, \textit{gather()}, \textit{apply()}, the initial node values \(V_{\text{DRAM,in}}\), a per-node constant vector \(V_{\text{const}}\), a global constant scalar \(c\), and two control flags \textit{use local src} and \textit{always active}. The model is based on the edge-centric Gather-Sum-Apply-Scatter (GAS) [23], [26] and generalizes the model used by ForeGraph [15] and FabGraph [44]. Table I shows three examples of graph algorithms implemented using our model. The main purpose of the \textit{init()} function, not present in the original GAS model, is to enable additional optimizations in some algorithms. For example, we can implement PageRank as in ForeGraph [15]: instead of reading both score (PR) and outdegree (OD) irregularly and recomputing the normalized score as in ForeGraph [15]: instead of reading both score (PR) and outdegree (OD) irregularly and recomputing the normalized score only once per edge. Our preprocessing only requires edges to be partitioned according to their shard; this preprocessing has \(O(M)\) complexity as opposed to other approaches [24], [52] that require edges to be sorted at least by source node (sometimes implicitly if graphs have to be converted to CSR format), which has \(O(MlogM)\) complexity.

The entire memory layout is shown in Fig. 4. The first section contains the vertex arrays \(V_{\text{DRAM,in}}, V_{\text{const}}\) (if used by the algorithm) and allocates memory for \(V_{\text{DRAM,out}}\) if the execution is synchronous. This is followed by all the edges organized by shard. Because the highest bits of source and destination nodes are implicit in the shard, each edge explicitly stores only the offsets (i.e., the lowest bits) within the respective source and destination groups. Since each word retrieved from the DRAM is usually wide enough to contain multiple edges, we append a special terminating edge at the end of each shard to ensure PEs will ignore any following data in the last DRAM word. It is indeed not possible for PEs to use an edge counter for this purpose as edges may return out-of-order from multiple DRAM channels (see Section IV-C). By using 15 bits for the destination node offset, 16 bits for the source node offset, and one bit for the isTerminatingEdge flag, we always use 32 bits per unweighted edge even for graphs that have tens of millions of nodes. This is similar to the edge compression technique used in ForeGraph and FabGraph [15], [44] except for the isTerminatingEdge flag. For weighted graphs, source and destination are followed by the edge weight. Because each shard may contain an arbitrary number of edges, we use an array of edge pointers to identify starting address and size of each shard, as well as the active_srs flag for that shard (thus whether the shard should be streamed in at all or not as shown on line 10 of Template 1). All this fits into 64 bits.

C. Graph Encoding and Memory Layout

Our accelerator accepts graphs described in coordinate format (COO); a list of tuples \((\text{src}, \text{dst}, \text{weight} \ (\text{optional}))\), one per edge. Our preprocessing only requires edges to be partitioned according to their shard; this preprocessing has \(O(M)\) complexity as opposed to other approaches [24], [52] that require edges to be sorted at least by source node (sometimes implicitly if graphs have to be converted to CSR format), which has \(O(MlogM)\) complexity.

The entire memory layout is shown in Fig. 4. The first section contains the vertex arrays \(V_{\text{DRAM,in}}, V_{\text{const}}\) (if used by the algorithm) and allocates memory for \(V_{\text{DRAM,out}}\) if the execution is synchronous. This is followed by all the edges organized by shard. Because the highest bits of source and destination nodes are implicit in the shard, each edge explicitly stores only the offsets (i.e., the lowest bits) within the respective source and destination groups. Since each word retrieved from the DRAM is usually wide enough to contain multiple edges, we append a special terminating edge at the end of each shard to ensure PEs will ignore any following data in the last DRAM word. It is indeed not possible for PEs to use an edge counter for this purpose as edges may return out-of-order from multiple DRAM channels (see Section IV-C). By using 15 bits for the destination node offset, 16 bits for the source node offset, and one bit for the isTerminatingEdge flag, we always use 32 bits per unweighted edge even for graphs that have tens of millions of nodes. This is similar to the edge compression technique used in ForeGraph and FabGraph [15], [44] except for the isTerminatingEdge flag. For weighted graphs, source and destination are followed by the edge weight. Because each shard may contain an arbitrary number of edges, we use an array of edge pointers to identify starting address and size of each shard, as well as the active_srs flag for that shard (thus whether the shard should be streamed in at all or not as shown on line 10 of Template 1). All this fits into 64 bits.
IV. SYSTEM ARCHITECTURE

We first introduce the die crossing logic (Section IV-A) that we used in our multidie-aware top-level system (Section IV-B). In Section IV-C we then discuss the details of our generic out-of-order multithreaded processing elements. Finally, in Section IV-E we present the node reordering techniques that we considered in order to maximize both workload balancing among PEs and cache line reuse.

A. Die Crossing Logic

As high-performance FPGAs increasingly consist of multiple dies and FPGA boards offer multiple DRAM channels that are physically locked to a specific die, supporting multiple dies becomes crucial for fully exploiting all the available resources. Even though FPGA CAD tools expose multidie FPGAs as single devices, special care is needed to handle die crossings as they are particularly scarce and slow compared to intra-die interconnections. As a result, the presence of multiple dies must be taken into account early in the design process by (1) minimizing the number of inter-die connections and (2) making sure that all inter-die connections are registered on both ends and do not include any combinational components. For inter-die connections that have handshake signals, we used the crossing logic shown in Fig. 5.

B. Top-Level Architecture

Fig. 6 shows the top-level system architecture. We target systems that comprise an FPGA connected to one or more external memory channels. In the latter case, we interleave the addresses of each channel every 2,048 bytes of global address space seen by the PEs to maximize aggregate bandwidth.

The scheduler contains memory-mapped registers that are used to transfer configuration parameters such as (1) the number of node groups and (2) the addresses of the node and edge pointers arrays shown in Fig. 4. The same interface is also used to start the accelerator and to notify its completion to the main processor. During execution, PEs pull jobs from the scheduler through an arbiter. Each job is associated to a node destination group and consists of (1) the base addresses in \( V_{const}[i] \) and \( V_{DRAM,in} \) for its node group (2) the base address in \( V_{DRAM,out} \) to which the PE will write the final value of the node group, (3) the base address of the edge pointers for the node group, and (4) the index of the node group, used by the PE to notify the completion of the job.

In order to maximize resource utilization, PEs are scattered across multiple dies. Two distinct paths exist between PEs and DRAM controllers: a multidie-aware MOMS, used for the random short reads that retrieve the value of source nodes by dereferencing the edge source indices, and one for burst reads and writes, used in all the other transfers (initial destination node values, edge pointers, edges and final node values). The latter is, from a high-level perspective, equivalent to the bus interconnect logic commonly provided by IP vendors except for being platform independent and multidie-aware. This interconnect logic is made multidie-aware by (1) splitting the three of crossbars (for read address, read data, and write address/data) into a first crossbar per die that routes transactions to the appropriate die and (2) a set of arbiters per die that forward transactions to the appropriate resource in the same die (DRAM controller or PEs for requests or responses respectively) as shown in Fig. 7.

Our multidie-aware MOMS has two differences compared
to our original MOMS [6]. Firstly, connections to and from the MOMS crossbars (which forward requests from PEs to multiple parallel banks and responses in the opposite direction) use the crossing logic shown in Fig. 5. Secondly, each bank is statically allocated to a single DRAM channel: if each bank could target any DRAM channel, an extra crossbar would have been required between banks and DRAM controllers. This also allows us to assign banks to the same die as the respective DRAM controller, which further reduces the number of die crossings.

In addition to the shared MOMS architecture proposed previously and discussed above, we also consider architectures that (1) only have MOMSes that are private to each PE and (2) cascade private MOMS banks and a single shared MOMS, like a two-level cache. All architectures are summarized in Fig. 8. Unlike the shared MOMS, private MOMS banks can be accessed by each PE without contention; however, they may increase the overall traffic to DRAM as no inter-PE request coalescing is performed. Two-level architectures combine the best of both approaches and we will show in Section V that, despite the increased circuit complexity which may decrease parallelism and frequency, they provide the highest performance in most scenarios.

**C. PE Architecture**

Fig. 9 shows the internal structure of a PE. Each PE contains a DMA unit that handles all the sequential data transfers: node initialization, edge pointer retrieval, edge streaming (DRAM to PE), and node writeback (PE to DRAM). Upon acceptance of a job, the PE will first read the initial value of all the nodes in the destination group. To minimize the initialization time and because DRAM controllers often expose ports that are much wider than node values, we write four node values per cycle. Once the node initialization is completed, the PE requests edge pointers and, if the respective source group is active, the PE will start requesting edges from that group.

For each received edge, the source node value will be either retrieved from DRAM through the MOMS or from the local BRAM, if use_local_src is active and the source node is in the current destination interval. Once the source node value is provided by either the MOMS or the BRAM, it is sent to the gather() pipeline together with the edge state. Because writing the output of the gather() pipeline is a read-modify-write operation on the destination node, we use forwarding (whenever possible) or stalling logic to ensure that the gather() pipeline always receives the latest version of the destination node value. For algorithms where always_active is false (such as SCC and SSSP), the gather() pipeline also returns an updated flag, which is set whenever a destination node has been updated and is used to implement line 16 of Template 1.

Once all the edges have been streamed, the destination node memory is written back to DRAM and the PE notifies the completion of the job to the scheduler together with the destination group’s updated flag, if it exists.

**D. Handling Efficiently Out-of-Order Responses**

When the data is interleaved across multiple DRAM channels, responses may return out-of-order whenever they hit multiple channels, even when each individual channel responds in-order. Since nodes must be initialized in a specific order, to prevent out-of-order responses and avoid expensive burst reordering, the PE will never issue more than one outstanding read burst for initial node values. We found this not to be an issue if we use a 64-entry, 512-bit wide DMA queue and issue the next 32-beat burst as soon as the queue has enough space to hold it. Bursts for edges, on the other hand, may be shorter than 32 beats as the number of edges in a shard is not necessarily a multiple of the number of edges in a 32-beat burst and we found that limiting each PE to a single outstanding request for edges results too frequently in an empty read queue. However, unlike node initial values, edges may be streamed out-of-order, provided that each burst is paired to the corresponding source group as, in our compressed edge format, it defines the high bits of the source node. Therefore, we tag each edge burst request with an ID that is unique for each source group and use the ID that returns with the edge data to stream the right source edge prefix to the downstream logic.

To maximize both MLP and the effectiveness of the MOMS [6] when requesting source nodes from DRAM through the MOMS, the PE must send thousands of outstanding reads to the MOMS. Since each edge can be processed independently, we treat them as separate threads: when the source node data request is sent to the MOMS, we store the thread state (destination node offset and edge weight) and suspend it; when a response returns, we retrieve the respective state and resume the thread execution. This mechanism is implemented by the MOMS interface and the MOMS itself as shown in Fig. 10. For weighted graphs, we tag each request with a unique ID of size ID_size provided by the free ID queue, which we also use to store and retrieve destination node offset and edge weight in
Fig. 9. Architecture of a PE. After obtaining a job (1), edges are fetched by the DMA (2) by dereferencing the active edge pointers. Source node values are fetched through the MOMS (3a) unless use_local_src (see Template 1) is enabled (3b). The MOMS interface, shown in Fig. 10, stores the state associated to each edge while waiting for responses. Once available, node values and edge weight are forwarded to the gather (4) pipeline and the destination node value is updated in BRAM (5). The logic that handles node initialization and writeback is not shown but simply implements direct connections between DMA and BRAM through inst() and apply() respectively.

The state memory. The BRAM cost per thread of this solution is $ID_{size}$ bits in the free ID queue, $ID_{size}$ bits in the MOMS subentry buffer [6], and size of destination node offset and edge weight in the state memory. For unweighted graphs, the state reduces to the destination node offset. Considering that its size is comparable to that of the unique ids produced by the architecture (a), we implement the optimized interface (b) that uses the destination node offset directly as an id without duplicating information that is anyway stored in the MOMS.

Fig. 10. Available MOMS interfaces, which are responsible for retrieving the state associated to each out-of-order MOMS response. For weighted graphs we use the architecture (a), which uses a queue to keep track of the available ids and which stores, for each id, the destination node offset and edge weight in the state memory BRAM. For unweighted graphs, the state reduces to the destination node offset. Considering that its size is comparable to that of the unique ids produced by the architecture (a), we implement the optimized interface (b) that uses the destination node offset directly as an id without duplicating information that is anyway stored in the MOMS.

The state memory. The BRAM cost per thread of this solution is $ID_{size}$ bits in the free ID queue, $ID_{size}$ bits in the MOMS subentry buffer [6], and size of destination node offset and edge weight in the state memory. For unweighted graphs, the state reduces to the 15-bit destination node offset, whose size is comparable to $ID_{size}$ (as we target thousands of simultaneous threads). Therefore, pairing each destination offset to a unique ID using the circuit in Fig. 10a would require approximately $3 \times ID_{size}$ bits. We lower this size to $ID_{size}$ bits per thread by using directly the destination offset as an ID, as shown in Fig. 10b. In other words, we use the MOMS itself to store the entire edge state. By doing so, in addition, the maximum number of threads is only limited by the MOMS capacity instead of the smallest between the capacities of the MOMS and of the state memory.

E. Node Reordering

Graphs described in coordinate format implicitly assign a unique integer label to each node, which also defines the address of the node value in memory. However, this labeling is, in principle, arbitrary, and while it does not affect algorithm correctness, it has a dramatic impact on performance. Because node values are usually smaller than a cache line, placing nodes that are tightly connected with each other close in the memory space improves the cache hit rate [19] or, in the case of MOMS, the opportunities for memory response reuse. Faldu et al. [19] indeed showed that, in many graph benchmarks, labeling preserves tight clusters.

On the other hand, jobs corresponding to different destination intervals may be processed in parallel; therefore, it is desirable to arrange nodes in destination intervals in such a way that the number of in-edges per interval is as balanced as possible. With respect to Fig. 3, this means distributing edges as uniformly as possible among columns $D_i$. Note that, to use bursts to transfer destination intervals between on- and off-chip memory, nodes belonging to the same destination interval should be contiguous in memory as in Fig. 3. Both ForeGraph [15] and FabGraph [44] statically schedule intervals to PEs and read source nodes from on-chip scratchpads that are private to each PE. Therefore, the workload balancing among PEs is very critical. Because of cluster preservation, paired with the common power-law degree distribution, they found that placing consecutive nodes in the same interval—i.e., computing the destination interval of node $i$ as $n_{i,d} = \left\lfloor \frac{n_i}{n_d} \right\rfloor$—results in a very skewed workload distribution. Therefore, they both propose to use a hash-based relabeling such that node $i$ is placed in interval $n_{i,d} = n_i \mod Q_d$ instead, which results in a more uniform workload distribution.

In our case, however, the PE-level balancing is less critical as jobs are dynamically scheduled to PEs and 1–2 orders of
magnitude more numerous than PEs. By letting each PE pull a new job whenever idle instead of forcing each of them to process the same number of jobs, we found that our $N_{PE}$ PEs generally achieve a good workload balance even without hash-based relabeling as long as the largest jobs are smaller than $N_{PE}$. In contrast, maximizing cache line reuse becomes more critical. In particular, hash-based partitioning may destroy any cluster that is preserved in the original labeling [19], hurting cache line reuse. Therefore, we keep cache lines as they are and hash entire cache lines among destination intervals.

Orthogonally to cache line reordering, we also evaluate a technique introduced by Faldú et al. called DBG reordering [19] prior to cache line hashing to handle graphs whose initial labeling does not preserve tightly connected communities. DBG coarsely partition nodes in 8 groups according to their out-degree, following the intuition that clustering nodes with high out-degree together will lead to higher cache line reuse. This has $O(N)$ complexity, which, for most graphs, is even lower than the $O(M)$ cost of partitioning and cache line reordering. We evaluate the cost and benefit of these techniques in Section V-C.

V. EXPERIMENTAL RESULTS

After presenting our experimental setup, FPGA-specific die assignments, and benchmarks in Section V-A, we analyze the impact of the number of PEs and of different MOMS architectures on PageRank, SCC, and SSSP in Section V-B. We then analyze the impact and cost of the various preprocessing techniques (Section V-C), the impact of number of memory channels, and thus bandwidth, on performance (Section V-D), and assess the contribution of the cache arrays to the measured throughput (Section V-E). In Section V-F we compare our performance with the state-of-the-art on CPUs, GPUs, and FPGAs and we conclude in Section V-G by presenting the resource utilization and operating frequency of our designs.

A. Experimental Setup

The system has been written in RTL using Chisel 3 and synthesized using Vivado 2019.1. The code is fully parametric in terms of number of PEs and memory channels and their distribution on the different dies, as well as node size and type, init(), gather(), and apply() functions, MOMS organization, and many other dimensions. Our evaluation has been performed on the Amazon AWS f1 instances, which feature a Virtex UltraScale+ FPGA connected to the host PC via PCI express and to four 16 GB DDR4 channels, all through a placed-and-routed proprietary shell. Each DDR4 channel has a theoretical bandwidth of 16 GB/s; however, the shell seems to be optimized for bursts and the maximum bandwidth that we measured was only about 8 GB/s per channel if only single requests are used. We tried using a DynaBurst MOMS [5] that can send bursts of requests to memory but we found the benefit to be too low to compensate for the corresponding area and delay increase.

Our target FPGA spans over three dies (SLRs in Xilinx terminology), with 25–35 % of the resources of the bottom and central SLR reserved for the shell. The central SLR hosts two memory controllers while the other two SLRs have one controller each. We assign the shared MOMS crossbar to the central SLR and each bank to the respective memory channel’s SLR. We found that assigning 30%, 15%, and 55% of the PEs to the bottom, central, and top SLR respectively provide a good area balancing. Private MOMS, when existing, are assigned to the same SLR as the respective PE.

Each PE holds 32,768 destination nodes in URAM; each node requires 32 bits in SCC and SSSP and 64 bits in PageRank. For the PageRank PEs, which operate on single-precision floating point, we implemented the gather() and apply() functions in Table I using Vivado HLS. Because its gather() pipeline has a 4-cycle latency, it may have to be stalled to handle RAW hazards. The gather() functions of SCC and SSSP, which operate on 32-bit unsigned integers, are implemented in Chisel and fully combinational, meaning that no stalls are required. The state memory and the free ID queue of the SSSP PEs have 8,192 slots and are implemented in BRAM. We run PageRank for 10 iterations and the other algorithms until convergence.

As benchmarks, we used a set of real world and synthetic large graphs, whose main properties are summarized in Table II. For SSSP, we added random integer weights between 0 and 255 [52]. If not specified, we enable both hashing and DBG.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>$N$</th>
<th>$M$</th>
</tr>
</thead>
<tbody>
<tr>
<td>WT</td>
<td>2.39M</td>
<td>5.02M</td>
</tr>
<tr>
<td>DB</td>
<td>18.3M</td>
<td>172M</td>
</tr>
<tr>
<td>UK</td>
<td>39.5M</td>
<td>936M</td>
</tr>
<tr>
<td>IT</td>
<td>41.3M</td>
<td>1.15B</td>
</tr>
<tr>
<td>SK</td>
<td>50.6M</td>
<td>1.95B</td>
</tr>
<tr>
<td>MP</td>
<td>52.6M</td>
<td>1.96B</td>
</tr>
<tr>
<td>RV</td>
<td>61.6M</td>
<td>1.47B</td>
</tr>
<tr>
<td>FR</td>
<td>65.6M</td>
<td>1.81B</td>
</tr>
<tr>
<td>WB</td>
<td>118M</td>
<td>1.02B</td>
</tr>
<tr>
<td>24</td>
<td>16.8M</td>
<td>268M</td>
</tr>
<tr>
<td>25</td>
<td>33.6M</td>
<td>537M</td>
</tr>
<tr>
<td>26</td>
<td>67.1M</td>
<td>1.07B</td>
</tr>
</tbody>
</table>

B. Architecture Exploration

We performed an extensive design space exploration present the most significant design points in Fig. 11. We set a target frequency of 250 MHz and discard systems that run at less than 185 MHz. Each cache bank contains 256 kB of direct-mapped cache, 4,096 MSHRs, and 32,768 subentries. While MSHRs are implemented in BRAM as in our original MOMS [6], cache arrays and subentry buffers are deep enough to efficiently use the more abundant URAM. Private MOMSes have 4,096 MSHRs and 49,152 subentries and have an output data width of 64 bits when part of a two-level MOMS: higher widths dramatically increase the number of inter-die crossing and thus routing congestion, resulting in longer critical paths or routing failures. Private MOMSes have 256 kB of 4-way set-associative cache when there is no shared MOMS; in two-level architectures, we increased the private cache as much as possible until timing degradation. Still, many two-level
MOMSes have no private cache at all since they bring little benefit to most benchmarks. Traditional caches have 16 MSHRs and 8 subentries per MSHR per private cache and per shared bank—more associative MSHRs lower the maximum frequency for no performance gain.

As shown in Fig. 11, two-level architectures provide the highest performance in geometric mean as fewer requests reach the shared MOMS, leading to fewer conflicts, while providing reuse among multiple PE without extra memory requests. The architectures with 16 shared banks even without private cache generally outperform those with more PEs and 8 banks, suggesting that inter-PE conflicts remain critical. This is confirmed by the poor performance of shared MOMSes, which cannot benefit from some filtering from the private MOMS. In contrast, by reducing bank conflicts, private and two-level MOMSes provide up to 3× higher throughput than our prior shared MOMSes [6]. Private MOMSes alone tend to be limited by the excessive amount of redundant requests. There are however important exceptions: IT, SK, and, to a lesser extent, UK and WT perform well also without shared MOMSes as they have higher locality and the benefit from the elimination of conflicts is higher than the increase in memory traffic. They also benefit from traditional two-level caches whenever they leave space for more PEs than two-level MOMSes or run at higher frequency.

SCC achieves the highest throughput among all the applications. PageRank is throttled by RAW stalls due to the 4-cycle gather() pipeline, especially frequent on IT, SK, UK, and WB. For SSSP, (1) the overhead of state memory and free ID queue reduces parallelism and operating frequency and (2) weighted edges consume twice the bandwidth than unweighted ones.

Fig. 12 shows the throughput on SCC as a function of the cache hit rate (in either cache level) for the architectures shown in Fig. 11. While traditional architectures need high hit rates to reach their peak performance, MOMSes often outperform them despite the lower hit rate, suggesting that cache arrays are less critical in MOMSes. To validate this hypothesis, we also considered the same systems with all the cache arrays deactivated and hence always achieving a 0% hit rate. While traditional caches naturally lose practically all of their performance, MOMSes have little throughput degradation on most benchmarks, meaning that thousands of MSHRs can essentially replace cache arrays at a fraction of the area cost when latency is irrelevant.

C. Preprocessing Cost and Impact

Fig. 13 shows the PageRank performance on the 18/16 MOMS depending on the preprocessing technique used (trends are similar on the other applications). Most benchmarks benefit from hashing, especially those with fewer nodes, which results in fewer jobs and a more critical load balancing. The higher speedup without hashing suggests that, in those cases, grouping the most connected nodes in the same destination intervals and
Table II shows the preprocessing time of all the benchmarks depending on the preprocessing used.

Table III shows the preprocessing time of all the benchmarks on a 20-core Intel Xeon E5-2698 excluding disk I/O. We use OpenMP to parallelize most of the operations. Our preprocessing is generally lightweight and all the steps besides partitioning are optional, allowing to trade preprocessing time for runtime efficiency or to quickly explore the preprocessing design space to maximize the performance for a given application.

### E. Impact of Caches

Fig. 12 already showed that MOMSes do not need high cache hit rates to achieve peak performance and that cache-less MOMSes are often more competitive than traditional caches. Fig. 15 shows more in detail the impact on performance of adding the cache arrays and/or dramatically scaling up the MSHR array by comparing the SCC throughput of a two-level 20/8 MOMS and traditional cache, with and without 2.5 MiB of private and shared cache respectively. While the traditional cache has a 2.2× throughput decrease without the cache array, the performance drop for the MOMS is only 10% (both in geometric mean), meaning that MSHRs can in practice replace the cache array with little difference in terms of the ideal DRAM bandwidth of 16 GB/s per channel, ignoring the 50% bandwidth limitation imposed by the AWS shell on single request, any other implementation difficulties related to multidi design, and the handling of RAW conflicts of a floating-point PageRank implementation (FabGraph implements PageRank using integers and thus the initiation interval of its key pipeline is 1 instead of the realistic 4). We can identify two categories of benchmarks: (1) compute-bound (IT, SK, UK, WB, and WT) and (2) memory-bound (all the others). Benchmarks of the first category have good locality and need less than four channels to achieve peak performance, being rather limited by PE parallelism and, in PageRank, RAW conflicts that occur because our `gather()` function has a 4-cycle latency. These are indeed the benchmarks that benefit the most from private MOMSes or traditional caches in Fig. 11. On PageRank and SSSP, some compute-bound benchmarks even decrease their performance on 4-channel systems as they operate at lower frequency due to the higher number of SLR crossings resulting from the use of all SLRs. The performance of the memory-bound benchmarks, instead, scales essentially linearly with the memory bandwidth. In geometric mean, FabGraph performs better than our system on one memory channel but scales less than ideally because the performance becomes more and more limited by the internal bandwidth between their L1 and L2 cache, between which transfers are particularly numerous on large graphs. In addition, being a simulation-only analysis, it does not take into account how SLRs affect routing congestion.

#### D. Memory Bandwidth Scalability

Fig. 14 shows the throughput as a function of the number of DDR4 channels, for the two-level 16/16 MOMS and for PageRank on FabGraph. We used the theoretical model described by Equations (2) to (7) in the FabGraph paper [44] to estimate its performance considering that edges are always active; we compute for it a very optimistic estimation that uses thus processing their numerous edges one after another is more important than having uniform job size. In addition, when the labeling does not preserve the original graph communities (FR, MP, RV, and the RMATs) using DBG [19]—thus “breaking” the initial cache lines—provides a significant speedup.

#### 1. Impact of Caches
of throughput. Indeed, the cache-less MOMS has essentially the same performance as the full traditional cache despite using 25% fewer memory bits. When present, shared caches are generally more useful than private ones except for IT and SK which possess significant private reuse opportunities. In fact, on those benchmarks, the cache-less MOMS performs better than the MOMS with only private or shared cache arrays. When there is a shared cache array, shared hits will have much lower latency than misses, which gives less time to the private MOMS to accumulate secondary misses. As a result, the private MOMS needs to handle more responses, which slows down the throughput of requests as both compete for the same pipeline [6]. On the other hand, adding a private cache array introduces a point of contention between hit and miss data from cache and subentry buffer respectively, just before the MOMS response output. This bottleneck does not exist when the cache array is absent and all responses return from the miss path; however, except for IT, it is generally shadowed by other bottlenecks (memory, shared MOMS contention, request/response pipeline sharing) which do benefit from the presence of a private cache array.

F. Comparison with the State of the Art

For each of the three graph applications, we consider (1) the two architecture-preprocessing combinations with the highest geometric mean throughput and (2) the architecture-preprocessing combination with the highest performance on a given benchmark. We consider scenario (1) as representative of a general-purpose, possibly hardened graph processor, while scenario (2) shows the highest possible performance that can be achieved by taking advantage of the reprogrammability of FPGAs and using an architecture that is highly optimized for a specific situation. We compare them to (a) FabGraph [44], (b) Gunrock [50], (c) Ligra [46], and (d) GraphMat [3], [47] whenever the respective graph application is available.

For FabGraph, we use the theoretical model as in Section V-D, which can only be applied to PageRank and ignores RAW stalls. We ran Gunrock on the NVIDIA Tesla V100 with 16 GB of HBM2 memory available on the AWS p3 instances. We evaluated Ligra and GraphMat on a dual socket 2.5 GHz

<table>
<thead>
<tr>
<th>Platform</th>
<th>Ext. mem. bandwidth</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work, FabGraph</td>
<td>FPGA</td>
<td>64 GB/s</td>
</tr>
<tr>
<td>Gunrock</td>
<td>GPU</td>
<td>900 GB/s</td>
</tr>
<tr>
<td>Ligra, GraphMat</td>
<td>CPU</td>
<td>233 GB/s</td>
</tr>
</tbody>
</table>

TABLE IV
MEMORY BANDWIDTH AND POWER CONSUMPTION OF THE PLATFORMS CONSIDERED IN FIG. 16. *THE GPU POWER IS OVERESTIMATED AS IT INCLUDES THE POWER CONSUMED BY THE ENTIRE BOARD.
Intel Xeon E5-2680 v3 with 12 cores and 24 logical threads each, connected to 16,833 MT/s DDR4 channels. Only Ligra can benefit from DBG and, thus, we added it to the graph.

Table IV summarizes bandwidth and power consumption. For the FPGA, we report the maximum power reported by the fpga-describe-local-image API [21] while for the CPU we read the Intel RAPL registers [13] using CPU Energy Meter [38]. Both measurements exclude external memory and are therefore comparable. Unfortunately, we could not obtain the same kind of data for the GPU and thus we use the TDP, which corresponds to the absolute maximum consumption of the entire board, including HBM2 memory.

On PageRank, our generic architectures outperform the original Ligra, FabGraph, and Gunrock by 2.1×, 1.4×, and 2.1× (geomean) respectively, while the geomean speedup of the specialized architectures increases to 4.5×, 3.0×, and 4.5× respectively and to 1.3× and 1.9× over GraphMat and Ligra with DBG respectively. On SCC and SSSP, our architectures remain competitive with the CPU baselines in absolute terms and are 1.1×–3.5× (generic) and 2.3–5.8× (specialized) more bandwidth-efficient and 3.0–9.4× (generic) and 6.1–15.3× (specialized) more power efficient. On SSSP, Gunrock achieves excellent performance by keeping track of the frontier at the granularity of single nodes as opposed to larger source intervals; however, with only 16 GB of memory, it can only run the five smallest benchmarks, while with the same amount of memory we could run all benchmarks except FR and MP.

G. Resource Utilization

Fig. 17 shows the resource utilization of the highest performing designs of Section V-F. While LUTs and FFs are mostly used in the interconnect, BRAMs and URAMs are used in both PEs and MOMSes. DSPs are in general underutilized, even in the floating-point PageRank. Note that we report the average utilization across the area not occupied by the shell; the utilization per SLR, which is the main factor that affects routability, is higher and peaks at 90% of LUTs in the central SLR for the two-level 16/16 PageRank system without significantly affecting the operating frequency, which remains between 196 MHz and 227 MHz for all of these designs.

VI. Related Work

On CPUs, GraphChi [32] is an out-of-core graph processing system that first introduced the concept of shards to confine random accesses to a smaller range that can be cached in main memory. X-Stream [43] introduced the edge-centric scatter-gather model, where edges are streamed and do not need to be sorted but only partitioned. Frameworks for in-core processing include GraphMat [47], Galois [39], and Totem [22], which also supports hybrid CPU-GPU systems. On a dual-socket Intel Xeon E5-2695 v3 with 28 cores, 240 W TDP, and 136 GB/s of memory bandwidth combined, Aasawat et al. [1] reported 1.3, 1.8, and 9.0 GTEPS for PageRank on RMAT-24 for Galois, GraphMat, and Totem respectively. We achieve 1.8 GTEPS with half the DRAM bandwidth and a 15× lower power. Both Galois and Totem only support graphs in CSR format, where edges are sorted by source node. During preprocessing, Totem also sorts edges by vertex degree. Our approach does not need any edge sorting but a faster linear-time partitioning. GPOP [33] is a cache-, work-, and memory-efficient framework that also does not require any edge sorting and achieves significant speedup over Ligra and GraphMat. When running PageRank, SSSP, and SCC on the RV and FR benchmarks presented in Table II, our best architecture is 0.22–5.0× faster and 2.2–49×
more energy efficient.

GPUs have a memory bandwidth (and a power budget) that is at least an order of magnitude larger than that of FPGAs; however, it is challenging to fit the irregular workload and memory accesses typical of graphs into the GPU SIMD execution model. One solution, adopted for example by CuSha [28], is to rely on offline preprocessing to balance the workload and group memory accesses, which can constitute a relevant overhead on graphs that are dynamic or used only a few times [37]. While Gunrock [50] shifts this overhead to runtime, Tigr [40] uses a lighter offline preprocessing to convert irregular graphs into equivalent, more regular ones. On a 21M- and a 59M-node graphs, Tigr achieves at most 10% speedup on PageRank compared to Gunrock, which is much lower than the 1.5–12× speedup that our system sports against Gunrock on the same application.

ASICs offer an order of magnitude higher clock rate, density, and energy efficiency than FPGAs [30] at the cost of significantly higher NRE costs and fabrication times. For example, Graphcionado [24] achieves 4.5 GTEPS for PageRank and 0.2 GTEPS for SSSP on the RV graph with a similar memory bandwidth as ours (we achieve 1.5 and 0.7 GTEPS respectively), while GraphDynS [52] achieves more than 85 GTEPS on RMAT-26 on an HBM whose bandwidth is only 8× larger than that of our DRAM. Both solutions have a clock that is 4–5× faster than ours and use significantly more on-chip memory than us: 64 MB and 32 MB compared to, at most, 9 MB.

On FPGA, FabGraph [44] represents the state-of-the-art of large-scale graph processing on a single FPGA that only needs a linear-complexity preprocessing. Its extension, FabGraph+ [45], focuses on optimizing the PCIe transfer when the FPGA DRAM cannot store the entire graph, a problem also tackled by FPGP [14] that is orthogonal to efficiently processing the graph once in its dedicated DRAM. ForeGraph [15] uses a very similar model as FabGraph but also supports multi-FPGA processing. HitGraph [54] outperforms our system on RMAT-24 but not on extremely sparse graphs like WT and, in addition, requires edges to be sorted by destination node. Except for FPGP [14], whose BFS performance on TW is 1.7× less bandwidth-efficient than our more complex SSSP on the same graph, all of these works have only been tested in simulation and do not address the challenges related to multidi partitioning that affect modern large FPGAs.

VII. CONCLUSION

Graph processing is a key building block of applications in very different domains; yet, achieving good performance is challenging due to the irregular workload distribution, control flow, and memory accesses, especially when graphs are large. We show that FPGAs are an attractive and accessible options to tackle the first two problems and that miss-optimized memory systems are helpful to maximize memory bandwidth utilization on graphs with tens of millions of nodes and billions of edges. We demonstrate our approach on PageRank, SCC, and SSSP, achieving 3× geometric mean speedup compared to state-of-the-art on FPGAs, 1.1–5.8× higher bandwidth efficiency and 3.0–15.3× power efficiency than multicore CPUs, and the ability to scale to very large-scale graphs compared to reference GPU implementations. Our system, to the best of our knowledge, is the first that can run graph processing on multidi FPGAs, pushing the boundary of efficient large-scale graph analytics on a single node in the cloud.

REFERENCES


